

**IN THE CLAIMS:**

- 1 1. (PREVIOUSLY PRESENTED) A load balancing system for distributing tasks to a
- 2 processor resource of a processor pool, the system comprising:
  - 3 a memory with a region organized into at least one memory block, each memory
  - 4 block configured to store a session;
  - 5 an interface for coupling the memory to the processor resource, whereby the
  - 6 processor resource accesses the at least one memory block to update information associ-
  - 7 ated with the session;
  - 8 an access monitor coupled to the interface, wherein the access monitor passively
  - 9 recognizes and tracks memory cycles by snooping memory address and control lines as-
  - 10 sociated with the at least one memory block during a specified period of time and collects
  - 11 statistics associated with the session; and
  - 12 a central resource coupled to the access monitor, the central resource arranged to
  - 13 receive the statistics from the access monitor, and, in response thereto, to assign tasks to
  - 14 the processor resource.
- 1 2. (ORIGINAL) The load balancing system as defined in claim 1 further comprising
- 2 logic for recognizing a new session and designating a memory block for that session.
- 1 3. (PREVIOUSLY PRESENTED) The load balancing system as defined in claim 1
- 2 wherein the access monitor comprises:

3           memory address logic that recognizes address fields defining the at least one  
4        memory block;  
  
5           memory control logic that recognizes memory cycles being executed on the at  
6        least one memory block; and  
  
7           a session table with activity information entries associated with each session.

1     4. (ORIGINAL) The load balancing system as defined in claim 1 wherein the access  
2       monitor is embodied as an application specific integrated circuit.

1     5. (ORIGINAL) The load balancing system as defined in claim 3 wherein, when the  
2       specified period of time elapses, the session table is cleared.

1     6. (PREVIOUSLY PRESENTED) A load balancing system for distributing tasks to a  
2       processor resource of a processor pool, the system comprising:

3           means for storing information into at least one block, each block configured to  
4        store a session;

5           means for coupling the at least one block to the processor resource, whereby the  
6        processor resource access the at least one memory block to update information associated  
7        with the session;

8           means for monitoring information transfers on the interface, wherein the means  
9        for monitoring passively recognizes and tracks memory cycles by snooping memory ad-  
10      dress and control lines associated with the at least one memory block during a specified  
11      period of time and collects statistics associated with the session; and

12 means for assigning tasks coupled to the means for monitoring to receive the sta-  
13 tistics therefrom, and in response thereto, to assign tasks to the processor resource.

1 7. (ORIGINAL) The load balancing system as defined in claim 6 further comprising  
2 means for recognizing a new session and designating a memory block for that session.

1 8. (PREVIOUSLY PRESENTED) The load balancing system as defined in claim 6  
2 wherein the means for monitoring information further comprises:

3 means for recognizing memory address fields defining the at least one memory  
4 block;

5 means for recognizing memory cycles being executed on the at least one memory  
6 block; and

7 means for storing activity information entries associated with each session.

1 9. (ORIGINAL) The load balancing system as defined in claim 8 wherein, when the  
2 specified period of time elapses, the session table is cleared.

1 10. (PREVIOUSLY PRESENTED) A load balancing method for distributing tasks to a  
2 processor resource of a processor pool, the method comprising the steps of:

3 storing information into memory with a region organized into at least one mem-  
4 ory block, each memory block configured to store a session;

5           coupling the memory to the processor resource, whereby the processor resource  
6   accesses the at least one memory block to update information associated with the session;  
  
7           passively monitoring information transfers between the at least one memory block  
8   and the processor resource, wherein the step of monitoring further comprises recognizing  
9   and tracking memory cycles by snooping memory address and control lines associated  
10   with the at least one memory block during a specified period of time and collecting statis-  
11   tics associated with the session; and  
  
12           receiving the statistics, and, in response thereto, assigning tasks to the processor  
13   resource.

- 1       11. (ORIGINAL) The load balancing method as defined in claim 10 further comprising  
2   the steps of recognizing a new session and designating a memory block for that session.
  
- 1       12. (PREVIOUSLY PRESENTED) The load balancing method as defined in claim 10  
2   wherein the step of monitoring information transfers comprises the steps of:  
  
3           recognizing memory address fields defining the at least one memory block;  
  
4           recognizing memory cycles being executed on the at least one memory block; and  
  
5           storing activity information entries associated with each session in a session table.
  
- 1       13. (PREVIOUSLY PRESENTED) The load balancing method as defined in claim 12  
2   wherein, when the time period has elapsed, the session table is cleared.

1        14. (PREVIOUSLY PRESENTED) Computer readable memory comprising computer  
2        executable program instructions for load balancing distribution of tasks to a processor  
3        resource of a processor pool, the instructions, when executed, causes:

4                storing information into memory with a region organized into at least one memory  
5        block, each memory block configured to store a session,

6                coupling the memory to the processor resource, whereby the processor resource  
7        accesses the at least one memory block to update information associated with the session,

8                passively monitoring information transfers between the at least one memory block  
9        and the processor resource, wherein the monitoring recognizes and tracks memory by  
10      snooping memory address and control lines associated with the at least one memory  
11      block during a specified period of time and collects statistics associated with the session;  
12      and

13                receiving the statistics, and, in response thereto, assigning tasks to the processor  
14        resource.

1        15. (ORIGINAL) Computer readable memory as defined in claim 14, the computer pro-  
2        gram when executed also causes recognizing of a new session and designating a memory  
3        block for that session.

1        16. (PREVIOUSLY PRESENTED) Computer readable memory as defined in claim 14,  
2        the computer program when executed also causes:

3                recognizing memory address fields defining the at least one memory block;

4                recognizing memory cycles being executed on the at least one memory block; and

5           storing activity information entries associated with each session in a session table.

1       17. (PREVIOUSLY PRESENTED) Computer readable memory as defined in claim 16,  
2       the computer program when executed also causes, when the time period has elapsed, the  
3       session table to be cleared.

1       18. (PREVIOUSLY PRESENTED) A load balancing system for distributing tasks to a  
2       plurality of processors of a processor pool, the system comprising:

3           a plurality of memories, each memory associated with a processor of the plurality  
4       of processors, each memory organized into a plurality of memory blocks, each memory  
5       block configured to store a session;

6           a plurality of interfaces, each interface coupling one of the memories to one of the  
7       processors, whereby the processors accesses memory blocks over the interfaces to update  
8       information associated with the sessions;

9           an access monitor coupled to the interfaces, wherein the access monitor passively  
10      recognizes accesses to the memory blocks by snooping memory address and control lines  
11      to thereby collects statistics associated with the sessions; and

12          a central resource coupled to the access monitor, the central resource arranged to  
13      receive the statistics from the access monitor, and, in response thereto, to assign tasks to  
14      the processors.

1       19. (CURRENTLY AMENDED) A load balancing system-method for distributing tasks  
2       a plurality of processors of a processor pool, the system-method comprising:

3           storing information related to sessions into a plurality of memories, each memory  
4   arranged into a plurality of memory blocks, each memory block associated with a ses-  
5   sion;

6           coupling the memories to the processors with a plurality of interfaces, each inter-  
7   face interconnecting a processor to a memory associated with the processor;

8           passively monitoring information transferred over the plurality of interfaces,  
9   wherein the step of monitoring further includes recognizing memory accesses associated  
10   with memory blocks by snooping memory address and control lines to thereby collect  
11   statistics associated with the sessions; and

12           receiving the statistics, and, in response thereto, assigning tasks to the processors.

1       20. (PREVIOUSLY PRESENTED) A load balancing system for distributing tasks a plu-  
2   rality of processors of a processor pool, the system comprising:

3           means for storing information related to sessions into a plurality of blocks, each  
4   block associated with a session;

5           means for coupling the blocks to the processors, each means for coupling inter-  
6   connecting a processor to a one or more blocks associated with the processor;

7           means for passively monitoring information transferred over the means for cou-  
8   pling, the means for monitoring recognizing block accesses by snooping memory ad-  
9   dress and control lines associated with blocks to thereby collect statistics associated with  
10   the sessions; and

11           means for receiving the statistics, and, in response thereto, assigning tasks to the  
12   processors.